Home  
 

Main Menu
Home
About us
Project Description
Quantitative Results
Research Lines
Research Results
Impact on Society
Press room
Contact us
News
Secure Login
Events Calendar
« < October 2017 > »
M T W T F S S
25 26 27 28 29 30 1
2 3 4 5 6 7 8
9 10 11 12 13 14 15
16 17 18 19 20 21 22
23 24 25 26 27 28 29
30 31 1 2 3 4 5
Login

subTask 2.2(UPV): New switch architectures for NoCs

Leader: José Flich

Removal subTask 2.2 New switch architectures for NoCs

Reason: This subTask was closed most of the project duration. However, a new switch architecture targeting reduction in resources is addressed in task 2.4. Please, refer to that subTask.

1. Brief Description of the Goals

Networks-on-Chip is a new research environment where new switch designs and topologies are emerging. Having a network inside a chip is recent and thus, many researchers have put a lot of attention to this field. As is a new field, common research topics, like switch architectures are being revisited in this new environment where other constraints appear, like power consumption and area requirements.