Main Menu
About us
Project Description
Quantitative Results
Research Lines
Research Results
Impact on Society
Press room
Contact us
Secure Login
Events Calendar
« < October 2017 > »
25 26 27 28 29 30 1
2 3 4 5 6 7 8
9 10 11 12 13 14 15
16 17 18 19 20 21 22
23 24 25 26 27 28 29
30 31 1 2 3 4 5

Task 2 (UCLM): Development of efficient mechanisms to reconfigure high performance interconnection

Leader: Rafael Casado; Researchers: Aurelio Bermúdez, Antonio Robles

subTask 2.1 Development of an Advanced Switching (AS) simulator

subTask 2.2 Management mechanism for the AS communication technology

1. Brief Description of the Goals

In recent years, computer performance has significantly increased and, as a consequence, data I/O systems have become bottlenecks within systems. To alleviate this problem, new technologies, such as PCI Express, were developed. PCI Express is maturing and shown itself to be the I/O interconnect of choice in single host computing platforms. The necessities of a separate interconnect motivated the industry to develop an extension to PCI Express that supported host-to-host communication; therefore, the Advanced Switching Interconnect Special Interest Group (ASI-SIG) became a reality. The original ASI defines a chip-to-chip and backplane interconnect switched fabric architecture, inheriting most of the physical and link characteristics of PCI Express, where fabrics are cluster systems that range in size from two up to hundreds of endpoints.

Our proposals are tested on an own ASI model, but their bases have been designed for any source routing networks. Our goal is to develop and evaluate management mechanisms that can keep a fabric up and running after the occurrence of a topological change. These techniques should also minimize the impact that the change has on network performance. After a change, the management mechanism must re-establish connectivity between each pair of endpoints.

2. Scientific and Technical Developed Activities

First, a complete OPNET model has been developed for the Advanced Switching Interconnect (ASI) technology. The model includes the most relevant aspects of the ASI specifications, paying special attention to those related with the change management infrastructure. This model has been presented by Robles et al. in Journal on Systems Architecture, vol 54, July 2008.

We propose a fast algorithm to compute routing functions distributively, reducing significantly the negative effect on application traffic due to topology changes. This proposal was published by Robles et al. in Computer Communications, vol 32, February 2009.

A survey on topology management of high speed networks was published by Casado et al. as a chapter of the book “Autonomic Computing and Networking”, edited by Denko et al (Springer), May 2009.

Additionally, we have designed and evaluated the first dynamic reconfiguration algorithm for high-speed interconnection networks with source routing, supporting a virtually unaffected network service without using extra resources. This method has been published in collaboration with Simula Research Laboratory by Robles et al. in Journal on Parallel Computing, vol 35, May 2009; and in IEEE Transactions on Parallel and Distributed Systems, vol 22, n 10, October 2011. 

Finally, an efficient management mechanism is proposed for assimilating topological changes in source routing networks. A detailed evaluation is conducted in order to illustrate the advantages of our management mechanism compared to the first mechanism developed. This work was published by Robles et al. in Journal on Parallel Computing, vol 37, n 3, March 2011.

Publications:[Rob06a] [Rob07a] [Rob07b] [Rob07c] [Rob07d] [Rob08a] [Rob08b] [Rob08c] [Rob08d] [Rob08e] [Rob09a] [Rob09d] [Rob09c] [Rob09d]

Projects funded by Public Calls:   HiPEAC by  national grants

External collaborations Academia:  Olav Lysne and Tor Skeie

External collaborations Industry: OPNET (US) and The MITRE Corporation (US)

Company Agreements: --

PhD dissertations: Antonio Robles Gómez

Patents: --